Skip to content

Panther Lake - P-Core Offcore Events

Microarchitectures

  • Intel® Microarchitecture Code Named Cougar Cove (Performance Core)
  • Intel® Microarchitecture Code Named Darkmont (Efficient Core)

P-Core Offcore Events

Event Name Description Programming Info
OCR.COREWB_M.L3_HIT Counts writebacks of modified cachelines that were supplied by the L3 cache. EventSel={2AH,2BH} UMask=01H MSR_OFFCORE_RSPx{1A6H,1A7H}=7E001E00008H
OCR.COREWB_NONM.L3_HIT Counts writebacks of non-modified cachelines that were supplied by the L3 cache. EventSel={2AH,2BH} UMask=01H MSR_OFFCORE_RSPx{1A6H,1A7H}=7E001E01000H
OCR.DEMAND_DATA_RD.ANY_RESPONSE Counts demand data reads that have any type of response. EventSel={2AH,2BH} UMask=01H MSR_OFFCORE_RSPx{1A6H,1A7H}=10001H
OCR.DEMAND_DATA_RD.DRAM Counts demand data reads that were supplied by DRAM. EventSel={2AH,2BH} UMask=01H MSR_OFFCORE_RSPx{1A6H,1A7H}=1E780000001H
OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM Counts demand data reads that were supplied by the L3 cache where a snoop hit in another cores caches, data forwarding is required as the data is modified. EventSel={2AH,2BH} UMask=01H MSR_OFFCORE_RSPx{1A6H,1A7H}=40001E00001H
OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD Counts demand data reads that were supplied by the L3 cache where a snoop hit in another cores caches which forwarded the unmodified data to the requesting core. EventSel={2AH,2BH} UMask=01H MSR_OFFCORE_RSPx{1A6H,1A7H}=20001E00001H
OCR.DEMAND_DATA_RD.L3_MISS Counts demand data reads that were not supplied by the L3 cache. EventSel={2AH,2BH} UMask=01H MSR_OFFCORE_RSPx{1A6H,1A7H}=9E7FA000001H
OCR.DEMAND_RFO.ANY_RESPONSE Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response. EventSel={2AH,2BH} UMask=01H MSR_OFFCORE_RSPx{1A6H,1A7H}=10002H
OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop hit in another cores caches, data forwarding is required as the data is modified. EventSel={2AH,2BH} UMask=01H MSR_OFFCORE_RSPx{1A6H,1A7H}=40001E00002H
OCR.DEMAND_RFO.L3_MISS Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache. EventSel={2AH,2BH} UMask=01H MSR_OFFCORE_RSPx{1A6H,1A7H}=9E7FA000002H
OCR.READS_TO_CORE.L3_HIT Counts all data read, code read, RFO and ITOM requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache. EventSel={2AH,2BH} UMask=01H MSR_OFFCORE_RSPx{1A6H,1A7H}=7E001E04477H
OCR.STREAMING_WR.ANY_RESPONSE Counts streaming stores that have any type of response. EventSel={2AH,2BH} UMask=01H MSR_OFFCORE_RSPx{1A6H,1A7H}=10800H